A Cascaded Dual-Fractional-N Digital Phase-Locked Loop — ELEC 501

A report on a dual-fractional-N digital PLL architecture proposed by Xu et al., 2025.

Paper: 10.1109/JSSC.2024.3447021
Git: https://github.com/warricklo/cascaded-pll

Project Report

Open report in new tab

This page is a draft.